Abstract
Introduction
In LTE-FDD system, the sampling rate is 30.72MHz on transmitter [1] . PRACH receiving process needs to perform significant amount of computations (e.g., IFFT, FFT) on received signals [2] , therefore conducting downsampling on received signals is necessary to decrease the complexity of the subsequent signal processing work [3] . Downsampling usually employs a multi-stage filter which consists of a CIC filter, a compensation filter and a half-band filter. How to improve the computational efficiency of the downsampling is what to be solved at present.
Determination of LTE System Downsampling Plan
As shown in Figure 1 , LTE system consists of two parts, an uplink and a downlink [4] , One certain user device can only be scheduled after the unlink transmission time is synchronized. Therefore PRACH plays a key role in uplink wireless access.
Figure 1. Schematic of PRACH receiver in LTE System
Downsampling plays an important role in the process of receiving PRACH signal [5] . In the premise that no aliasing sampling in the downsampling process occurs, process can greatly reduce the complexity of the any follow up task of signal processing [6] . Since CIC filter requires small bandwidth scale factor which LTE system does not has, it is not applicable in LTE system. Another problem is that CIC filter has a rather large pass-band fluctuation. If using CIC filter in LTE system, a CIC compensation filter would be needed to compensate the pass-band ripple. As a result, both design complexity and system consumption will be increased [7] . On the other hand, half-band filter, due to its unique time domain characteristics (i.e., half its tap coefficients are zero), saves half of the calculation cost compared to other filters during downsampling process. In this way it provides better computational efficiency and real-time performance. Also, PRACH needs to transform its received signal with FFT and IFFT, whose factors are both integer power of 2, while halfband filter is a kind of filter with a decimation factor of 2. With the above consideration, this paper uses half-band filter to realize PRACH signal downsampling.
Design of PRACH Downsampling Module
Downsampling module consists of a multi-stage half-band filter in this design. On one hand it can improve the computational efficiency. It can also achieve efficient decimation on the signal.
Filter Design

Overview of Half-Band Filter:
There are many effective methods of designing FIR filters. Half-band filter, a FIR filter based on the principle of decimation and interpolation, is a decimation filter with a decimation factor of 2. Half-band filter's pass-band and stop-band are symmetrical in the Nyquist frequency, so half of the filter coefficients are 0 [8] . These 0 coefficients do not ask for computational consumption in the process, which leads to greatly reduced computation cost in the actual filtering process. Due to its high calculation efficiency and good real time performance, half-band filter becomes particularly important in multi-rate signal processing.  + s  =π [9] .
Design Method of Low-pass Filter:
Based on the features of the half-band filter, it is especially suitable for realizing decimation or interpolation with I=2 M (where I is multiple of decimation; M is filter series) [10] . At the same time, it has very high computing efficiency and good real-time performance.
Methods such as Equal-ripple and Window may be used for designing half-band filter. Due to the complexity of Equal-ripple method, this paper uses the method of Window.
In the design of half-band filter with Window method [11] , an ideal characteristic of halfband filter frequency response 
where a=(N-1)/2, N is filter order. 
Where s  is stop-band digital frequency, p  is pass-band digital frequency.
The filter order number N is determined by: The filter coefficients is determined by
Design of PRACH Half-band Filter
The decimation factor of the filter must be 8 because when random access signal has a bandwidth of 1.08MHz and system has bandwidth of 20MHz, sampling frequency
A half-band filter can only support a two time decimation or interpolation. When I is 2 M , an M-level cascade is needed. Therefore, this paper uses three half-band filters in series to achieve the downsampling process of PRACH signal. After the original signal x(n) is processed three times by the half-band filter with decimation factor of 2, the sampling rate drops to 1/8 of the original value. The realization diagram is shown in Figure 2 .
Figure 2. Downsampling Cascading Realization Block Diagram
Since each cascade requires a half-band filter, the order and coefficients of filter of each stage need to be analyzed. As the input decimation rate of each stage filter is different, the cut-off frequency p  of each digital filter is different. According to Equation (3), it can be seen that the relative transition bandwidth is changing. Thus the order of filter of each level is different. And in the case of decimation, the order of filter will raise with the increase of series. The following is the analysis of specific values of factors.
According to the previous steps to calculate the value of N, the stop-band attenuation As is 60dB.
Pass-band frequency of first level signal F P =1.08M and the sampling frequency f s = 30.72MHz, so the digital frequency of   , it can compute the order N of first filter which is 9 by Equation (4).The order of the various stages can be computed by repeating the above steps. The three stages are 9, 11, 15.
As shown in Table 1 , according to the known parameter N, the filter coefficient can be obtained with the analysis of MATLAB software. 
PRACH Downsampling Module on FPGA
A downsampling module was designed in Verilog HDL on FPGA, and then implemented under QUARTUSII environment. The module consists of four parts including a delay module, a control module, a storage module and a calculation module. The schematic of the PRACH downsampling module is shown in Figure 3 .
The delay module achieves the latch of the input data and delays the input of the signal. The main function of the control module is to produce control signals for delay module and storage module to implement the decimation filtering; Storage module stores the corresponding filter coefficients. It also distributes data, under the control of control module, to the calculation module. The process of downsampling is completed after the calculation module finishes the calculations using the coefficients from the storage module and the input data. MATLAB was used for input signal simulation. The sine signal which has a bandwidth of 10 kHz was superposed with the Gaussian White Noise as shown in Figure 4 (a). After FPGA decimation filtering the signal graphics is shown in Figure 4 (b). As it can be seen from the figure, output signal realizes the uniform decimation of the input signal, and has filtered out the interference of the noise in the input signal with just small energy attenuation. It can be seen from the experimental result that the output has realized the effective decimation of the input signal. MATLAB simulation shows that the performance of downsampling method is consistent with the theoretical analysis. As the downsampling filter is implemented as a cascade of three half-band filters and the zero parts of halfband filter coefficient do not need to be computed, therefore it reduces the amount of computation and improves the computational efficiency.
Conclusion
Considering the uplink random access channel in LTE system, the paper uses the method of half-band filter cascade which is computationally efficient and can be easily realized to take the signal downsampling. The simulation results of MATLAB and Quartus II show that this design can be applied to the signal downsampling, and it is suitable for the downsampling process of the random access channel.
